• Companies
  • News
By technology
  • Python6k
  • AWS4.6k
  • Docker3.6k
  • Kubernetes3k
  • PostgreSQL2.6k
  • C++1.7k
  • Java1.7k
By category
  • Backend Developer9.4k
  • DevOps Engineer2.4k
  • Data Engineer2.2k
  • Machine Learning Engineer2.1k
  • Embedded Engineer1.8k
  • Full Stack Developer1.5k
  • Mobile Developer620
Work mode
  • On-site15.2k
  • Remote6k
  • Hybrid2k
Job type
  • Full-time22.4k
  • Part-time393
  • Contract339
  • Freelance122
  • internship5
  • seasonal1
Experience
  • Entry level
  • Mid level
  • Senior
  • Staff+
  • Engineering management

The job board for developers. Find your next role at companies that value great engineering.

© 2023-2026 . All rights reserved.

Logos provided by Logo.dev
Add
27 matches
Most relevantNewestHighest base
Ambiq Micro, Inc.

Principal SoC RTL Engineer

today
Ambiq Micro, Inc. · Austin, TX
On-siteFull-timeSystemVerilog · Verilog
SambaNova

Physical Design Engineer, New Grad

3 days ago
SambaNova · San Jose, CA
On-siteFull-timeCadence · Synopsys
SambaNova

Design Verification Engineer, New Grad

3 days ago
SambaNova · San Jose, CA
On-siteFull-timeSystemVerilog · VHDL
Efficient Computer

Digital Verification Engineer

9 days ago
Efficient Computer · San Francisco, CA
On-siteFull-timeVerilog · SystemVerilog
Samsung Semiconductor

Principal Engineer, Hardware Emulation

11 days ago
Samsung Semiconductor · San Jose, CA
On-siteFull-timeDRAM · SystemVerilog
Tensordyne

Senior ASIC Physical Design Engineer

23 days ago
Tensordyne · Sunnyvale, CA
On-siteFull-timeCadence · Synopsys
Unconventional, Inc.

AI Silicon, Physical Design Engineer

29 days ago
Unconventional, Inc. · Mountain View, CA
HybridFull-timeCadence · Python
Unconventional, Inc.

AI Silicon, DFT Engineer

29 days ago
Unconventional, Inc. · Mountain View, CA
HybridFull-timeSystemVerilog · Verilog
SpaceX

Sr. ASIC Design Engineer (Silicon Engineering)

1 month ago
SpaceX · Austin, TX
On-siteFull-timeVerilog · SystemVerilog
SpaceX

Sr. ASIC Design Engineer (Silicon Engineering)

1 month ago
SpaceX · Irvine, CA
On-siteFull-timeVerilog · SystemVerilog
SpaceX

Sr. ASIC Design Engineer (Silicon Engineering)

1 month ago
SpaceX · Redmond, WA
On-siteFull-timeVerilog · SystemVerilog
Tenstorrent

Mixed Signal IC Layout Engineer

1 month ago
Tenstorrent · Santa Clara, CA
On-siteFull-timeRISC-V · Cadence
Tenstorrent

Physical Design Engineer, Timing

1 month ago
Tenstorrent · Austin, TX
On-siteFull-timeRISC-V · SystemVerilog
Sustainable Talent

Sr. SRAM Layout Design Engineer supporting Nvidia

1 month ago
Sustainable Talent · Santa Clara, CA
$229k–250kOn-siteContractSRAM · Cadence
K2 Space

Senior ASIC Package Design Engineer

1 month ago
K2 Space · United States - Remote
RemoteFull-timeCadence · Synopsys
K2 Space

Senior ASIC Package Design Engineer

1 month ago
K2 Space · Seattle, WA
On-siteFull-timeCadence · Synopsys
K2 Space

Principal Mixed-Signal Design Engineer, Data Converters

1 month ago
K2 Space · Seattle, WA
On-siteFull-timeCadence · Synopsys
K2 Space

Principal Mixed-Signal Design Engineer, Data Converters

1 month ago
K2 Space · United States - Remote
RemoteFull-timeCadence · Synopsys
K2 Space

Principal ASIC Package Design Engineer

1 month ago
K2 Space · United States - Remote
RemoteFull-timeCadence · Synopsys
K2 Space

Principal ASIC Package Design Engineer

1 month ago
K2 Space · Seattle, WA
On-siteFull-timeCadence · Synopsys
  • 1
  • 2
  • Next
Ambiq Micro, Inc.

Principal SoC RTL Engineer

Ambiq Micro, Inc. · 🇺🇸 Austin, TX · posted today
ApplyFull posting

Extracted from the posting

Base
Not stated
Remote
On-site
Stack
SystemVerilog, Verilog, VHDL, Synopsys

The posting, condensed

Principal RTL engineer responsible for pre-tapeout quality of digital SoC modules on MCU platforms. Develops Verilog/SystemVerilog RTL for complex IPs, integrates 3rd-party IP, and collaborates with verification, FPGA, and physical design teams. Requires 20+ years experience in SoC design.

About Ambiq Micro, Inc. →

The full posting

Company Overview

Ambiq is on a mission to enable intelligence everywhere — powering the AI edge revolution with the world's lowest-power semiconductor solutions.

Built on our proprietary sub- and near-threshold technology, our chips deliver multi-fold improvements in energy efficiency without costly process scaling. Since 2010, we've shipped over 300 million units to customers building smarter wearables, medical devices, IoT products, and AI-powered edge applications.

Our cross-functional teams span design, research, development, production, marketing, sales, and operations across Austin, Hsinchu, Shanghai, Shenzhen, and Singapore. We move fast, tackle hard problems, and create space for people to grow through complex, meaningful work that shapes the future of technology.

We're looking for self-motivated, creative problem-solvers who are eager to push technological limits and make a real impact in energy efficiency.

At Ambiq, we live by five values: Innovate. Collaborate. Focus. Learn. Achieve.

If that's you, join us — the intelligence everywhere revolution starts here.

We’re looking for a Principal RTL Engineer to own pre-tapeout quality for digital SoC modules on our MCU platforms and drive architecture, microarchitecture, and RTL development for next-generation silicon.

In this role, you’ll develop Verilog/SystemVerilog RTL for complex IPs and SoCs, evaluate and integrate 3rd-party IP, partner closely with verification and FPGA teams on test planning and debug, collaborate with physical design to hit timing and power targets, and drive LINT, CDC, RDC, silicon bring-up, and validation quality.

This is a hands-on principal IC role for an engineer who has built and debugged complex SoCs, knows how to raise quality before tapeout, and wants direct impact on production silicon.

Responsibilities

  • Own and be responsible for pre-tape out quality for digital SOC modules on the MCU
  • Explore architecture and develop micro-architecture.
  • RTL development for IPs and SOCs using Verilog
  • 3rd party IP identification, selection, and integration
  • Collaboration with verification and FPGA teams in test plan development and debug
  • Collaborate with the Physical Design team to close the design on timing and power targets
  • Assist in silicon bring-up and validation;
  • Run tool for quality checks (LINT, CDC, and RDC) and fix/waive the issues

Requirements

  • Bachelor’s degree in Electronics Engineering, Electrical Engineering, Instrumentation & Control Engineering, or a related field, plus 20 years of experience.
  • Possess deep and broad knowledge of current and emerging SOC design technologies.
  • Have expert knowledge in designing, implementing, and troubleshooting IPs and SOC
  • Demonstrate a deep understanding of customer needs and the competitive landscape.
  • Ability to estimate the impact of and help plan and lead the implementations and have a positive impact on the entire output
  • Can architect and guide programs across the full range of technical areas.

What you need

We're seeking passionate technologists who thrive on pushing the boundaries, solving complex challenges, and driving transformative solutions.

At Ambiq, you'll collaborate with a dynamic team that values relentless innovation, customer-centric thinking, and continuous learning. If you're a self-motivated, creative problem-solver eager to push technological limits and make a meaningful impact in energy efficiency, this is your opportunity to grow, excel, and turn groundbreaking ideas into reality.

Most importantly, the successful candidate will be able to live the Ambiq Shared Values:

  • Innovate: We tenaciously find ways to break down the barriers to possible solutions
  • Collaborate: We proactively communicate and encourage each other to be better.
  • Focus: We keep the voice of the customer at the center of everything we do.
  • Learn: We strive for continuous improvement and are always curious.
  • Achieve: We execute on quality and follow through on our commitments.